INDEX

IEE Proceedings Part E
Computers and Digital Techniques
Vol. 128, 1981

ABBREVIATIONS
p Paper, Address or Lecture
d Discussion on a Paper
a Abstract of Paper or Address
e Errata
s Synopsis of a paper published in full in another Part of the IEE Proceedings

Author index

A

Antoniou, A., and Charalambous, C. Improved design method for Kaiser differentiators and comparison with equiripple method p190
Atkinson, G.J., Cady, F.M., Hodgson, R.M., Pairman, D., and Rodgers, M.A. see Cady, F.M.

B

Bandyopadhyay, S., De, N., Sengupta, A., and Srimani, P.K. see De, N.
Bautista, A., Luque, E., and Ruz, J.J. see Luque, E.
Bennetts, R.G., Maunder, C.M., and Robinson, G.D. CAMELOT: a computer-aided measure for logic testability p177 e263
Besslich, Ph.W., and Pichlbauer, P. Fast transform procedure for the generation of near-minimal covers for Boolean functions p250
Bose, S., and Rappaport, S.S. see Rappaport, S.S.
Boyd, I., and Linggard, R. see Linggard, R.
Brown, P.J., and Roberts, M.D. String-processing chip designed in VLSI p245

C

Cady, F.M., Hodgson, R.M., Pairman, D., Rodgers, M.A., and Atkinson, G.J. Interactive image-processing software for a microcomputer p165
Chandrasekharan, P.C., and Thomas, B. see Thomas, B.
Charalambous, C., and Antoniou, A. see Antoniou, A.
Chen, X., and Wu, X. Derivation of universal logic modules, for $n \geq 3$, by algebraic means p205
Clark, A.P. Distance measures for near-maximum-likelihood detection processes p114
Clark, A.T., Neale, D.F., and Wilson, D.R. see Neale, D.F.
Corcoran, P. Simulator generator system p61
Corsini, P., Picchi, G., and Prati, G. Adaptive equalisation of discrete channels via fast convolution techniques p239

D

da Silva, J.G.D., and Woods, J.V. Design of a processing subsystem for the Manchester data-flow computer p218
De, N., Sengupta, A., Bandyopadhyay, S., and Srimani, P.K. Studies on p-t-diagnosable system p44
Dickie, A.A. Computer-assisted design of PROM-controlled state-machine circuits for logical applications p123

G

Gosling, J.B., Rodrigues, M.R.D., and Zurawski, J.H.P. see Rodrigues, M.R.D.

H

Hawkins, G.J., and Tan, B.S. see Tan, B.S.
Hodgson, R.M., Cady, F.M., Pairman, D., Rodgers, M.A., and Atkinson, G.J. see Cady, F.M.

I

Ibrahim, D. 16-bit microprogrammable microcomputer with writable control store p1

J

Jordan, J.R., and Manook, B.A. Correlation-function peak detector p74

K

Kekre, H.B., and Khalid, M. Buffer analysis for asynchronous data interpolation in analogue speech p229
Kekre, H.B., and Khalid, M. Buffer analysis with multiservers having binomial distribution p67
Khalid, M., and Kekre, H.B. see Kekre, H.B.

L

Leslie, I.M. Master clock repeater for the Cambridge digital communication ring p64
Linggard, R., and Boyd, I. High-speed digital filter bank p212
Lloris, A., and Velasco, J. Classification under permutations of the ternary functions of two variables p143
Luque, E., Bautista, A., and Ruz, J.J. Fault-tolerant memory with content-recovery capability p7
Luque, E., and Ripoll, A. User-oriented architecture p149

M

McCrea, P.G., and Matheson, W.S. Design of high-speed fully serial tree multiplier p13
Manook, B.A., and Jordan, J.R. see Jordan, J.R.
Matheson, W.S., and McCrea, P.G. see McCrea, P.G.
Maunder, C.M., Bennetts, R.G., and Robinson, G.D. see Bennetts, R.G.
Mezzalama, M., Prinetto, P., and Romani, S. DEFASM: a microprogram meta-assembler with semantic capability p133

N

Neale, D.F., Clark, A.T., and Wilson, D.R. Design of a bit-slice microcomputer p95

P

Pairman, D., Cady, F.M., Hodgson, R.M., Rodgers, M.A., and Atkinson, G.J. see Cady, F.M.
Picchi, G., Corsini, P., and Prati, G. see Corsini, P.
Pichlbauer, P., and Besslich, Ph.W. see Besslich, Ph.W.
Picton, P.D. Realisation of multithreshold threshold logic networks using the Rademacher-Walsh transform p107
Prati, G., Corsini, P., and Picchi, G. see Corsini, P.
Prince, S.M., and Sloman, M.S. Communication requirements of a distributed computer control system p21
Prinetto, P., Mezzalama, M., and Romani, S. see Mezzalama, M.
Pucknell, D.A. TE design processes for successive-approximation A/D convertor registers p79
Pucknell, D.A., and Raymond, M.L.J. see Raymond, M.L.J.

R

Rappaport, S.S., and Bose, S. Demand-assigned multiple-access systems using collison-type request channels: stability and delay considerations p37
Raymond, M.L.J., and Pucknell, D.A. Aspects of memory hierarchy concepts extended to microcode-store level p255
Reed, I.S., Shao, H.M., and Truong, T.K. Fast polynominal transform and its implementation by computer p50 e175
Ripoll, A., and Luque, E. see Luque, E.
Roberts, M.D., and Brown, P.J. see Brown, P.J.
Robinson, G.D., Bennetts, R.G., and Maunder, C.M. see Bennetts, R.G.
Rodgers, M.A., Cady, F.M., Hodgson, R.M., Pairman, D., and Atkinson, G.J. see Cady, F.M.
Rodrigues, M.R.D., Zurawski, J.H.P., and Gosling, J.B. Hardware evaluation of mathematical functions p155
Romani, S., Mezzalama, M., and Prinetto, P. see Mezzalama, M.
Ruz, J.J., Luque, E., and Bautista, A. see Luque, E.

S

Sengupta, A., De, N., Bandyopadhyay, S., and Srimani, P.K. see De, N.
Shao, H.M., Reed, I.S., and Truong, T.K. see Reed, I.S.
Sintonen, L., and Uotila, P. Bit-level synchronisation in microprocessor networks p103
Sloman, M.S., and Prince, S.M. see Prince, S.M.
Srimani, P.K., De, N., Sengupta, A., and Bandyopadhyay, S. see De, N.

T

Tan, B.S., and Hawkins, G.J. Speed-optimised microprocessor implementation of a digital filter p85
Thomas, B., and Chandrasekharan, P.C. Economical realisation of asynchronous sequential circuits using random-access memories p129 e263
Truong, T.K., Reed, I.S., and Shao, H.M. see Reed, I.S.

U

Uotila, P., and Sintonen, L. see Sintonen, L.

V

Velasco, J., and Lloris, A. see Lloris, A.

W

Wilson, D.R., Neale, D.F., and Clark, A.T. see Neale, D.F.
Witten, I.H. The new microprocessors p197
Woods, J.V., and da Silva, J.G.D. see da Silva, J.G.D.
Wu, X., and Chen, X. see Chen, X.

Z

Zurawski, J.H.P., Rodrigues, M.R.D., and Gosling, J.B. see Rodrigues, M.R.D.

Subject index

ANALOGUE COMPUTERS AND COMPUTATION

Buffer analysis for asynchronous data interpolation in analogue speech. H.B.Kekre and M.Khalid p229

ANALOGUE-DIGITAL CONVERSION

TE design processes for successive-approximation A/D convertor registers. D.A.Pucknell p79

CHANNEL CAPACITY

Demand-assigned multiple-access systems using collison-type request channels: stability and delay considerations. S.S.Rappaport and S.Bose p37

CLOSED-LOOP SYSTEMS

Master clock repeater for the Cambridge digital communication ring. I.M.Leslie p64

COMPUTER APPLICATIONS

Adaptive equalisation of discrete channels via fast convolution techniques. P.Corsini, G.Picchi and G.Prati p239
Aspects of memory hierarchy concepts extended to microcode-store level. M.L.J.Raymond and D.A.Pucknell p255
Buffer analysis with multiservers having binomial distribution. H.B.Kekre and M.Khalid p67
CAMELOT: a computer-aided measure for logic testability. R.G.Bennetts, C.M.Maunder and G.D.Robinson p177 e263
DEFASM: a microprogram meta-assembler with semantic capability. M.Mezzalama, P.Prinetto and S.Romani p133
Design of a bit-slice microcomputer. D.F.Neale, A.T.Clark and D.R.Wilson p95
Economical realisation of asynchronous sequential circuits using random-access memories. B.Thomas and P.C.Chandrasekharan p129 e263
Fast polynominal transform and its implementation by computer. I.S.Reed, H.M.Shao and T.K.Truong p50 e175
Fast transform procedure for the generation of near-minimal covers for Boolean functions. Ph.W.Besslich and P.Pichlbauer p250
String-processing chip designed in VLSI. P.J.Brown and M.D.Roberts p245
User-oriented architecture. E.Luque and A.Ripoll p149

COMPUTER GRAPHICS

Interactive image-processing software for a microcomputer. F.M.Cady, R.M.Hodgson, D.Pairman, M.A.Rodgers and G.J.Atkinson p165

CONTROL-SYSTEM SYNTHESIS

Bit-level synchronisation in microprocessor networks. L.Sintonen and P.Uotila p103

CONTROL THEORY

Aspects of memory hierarchy concepts extended to microcode-store level. M.L.J.Raymond and D.A.Pucknell p255

DELAY LINES

Demand-assigned multiple-access systems using collison-type request channels: stability and delay considerations. S.S.Rappaport and S.Bose p37

DETECTORS

Correlation-function peak detector. J.R.Jordan and B.A.Manook p74
Distance measures for near-maximum-likelihood detection processes. A.P.Clark p114

DIGITAL CIRCUITS

Derivation of universal logic modules, for $n \geq 3$, by algebraic means. X.Chen and X.Wu p205
Improved design method for Kaiser differentiators and comparison with equiripple method. A.Antoniou and C.Charalambous p190

DIGITAL COMMUNICATION SYSTEMS AND SIGNALLING

Master clock repeater for the Cambridge digital communication ring. I.M.Leslie p64

DIGITAL COMPUTERS AND COMPUTATION

16-bit microprogrammable microcomputer with writable control store. D.Ibrahim p1
Communication requirements of a distributed computer control system. S.M.Prince and M.S.Sloman p21
Computer-assisted design of PROM-controlled state-machine circuits for logical applications. A.A.Dickie p123
Design of a bit-slice microcomputer. D.F.Neale, A.T.Clark and D.R.Wilson p95
Design of a processing subsystem for the Manchester data-flow computer. J.G.D.da Silva and J.V.Woods p218
Fault-tolerant memory with content-recovery capability. E.Luque, A.Bautista and J.J.Ruz p7
Hardware evaluation of mathematical functions. M.R.D.Rodrigues, J.H.P.Zurawski and J.B.Gosling p155

DIGITAL SIMULATION

16-bit microprogrammable microcomputer with writable control store. D.Ibrahim p1

FILTERS, FILTERING AND PREDICTION THEORY

High-speed digital filter bank. R.Linggard and I.Boyd p212
Speed-optimised microprocessor implementation of a digital filter. B.S.Tan and G.J.Hawkins p85

HAZARDS

Economical realisation of asynchronous sequential circuits using random-access memories. B.Thomas and P.C.Chandrasekharan p129 e263

IMAGE PROCESSING

Interactive image-processing software for a microcomputer. F.M.Cady, R.M.Hodgson, D.Pairman, M.A.Rodgers and G.J.Atkinson p165

INFORMATION AND COMMUNICATION THEORY

Communication requirements of a distributed computer control system. S.M.Prince and M.S.Sloman p21

INSTRUMENTATION AND MEASURING SCIENCE

Distance measures for near-maximum-likelihood detection processes. A.P.Clark p114
High-speed digital filter bank. R.Linggard and I.Boyd p212

LOGIC

Computer-assisted design of PROM-controlled state-machine circuits for logical applications. A.A.Dickie p123
Derivation of universal logic modules, for $n \geq 3$, by algebraic means. X.Chen and X.Wu p205
Fast transform procedure for the generation of near-minimal covers for Boolean functions. Ph.W.Besslich and P.Pichlbauer p250
Realisation of multithreshold threshold logic networks using the Rademacher-Walsh transform. P.D.Picton p107

MATHEMATICAL TECHNIQUES

Adaptive equalisation of discrete channels via fast convolution techniques. P.Corsini, G.Picchi and G.Prati p239
Classification under permutations of the ternary functions of two variables. A.Lloris and J.Velasco p143
Correlation-function peak detector. J.R.Jordan and B.A.Manook p74
Design of high-speed fully serial tree multiplier. P.G.McCrea and W.S.Matheson p13
Fast polynominal transform and its implementation by computer. I.S.Reed, H.M.Shao and T.K.Truong p50 e175
Hardware evaluation of mathematical functions. M.R.D.Rodrigues, J.H.P.Zurawski and J.B.Gosling p155
Improved design method for Kaiser differentiators and comparison with equiripple method. A.Antoniou and C.Charalambous p190

Studies on p-t-diagnosable system. N.De, A.Sengupta, S.Bandyopadhyay and P.K.Srimani p44
TE design processes for successive-approximation A/D convertor registers. D.A.Pucknell p79
User-oriented architecture. E.Luque and A.Ripoll p149

MICROPROCESSORS

16-bit microprogrammable microcomputer with writable control store. D.Ibrahim p1
Aspects of memory hierarchy concepts extended to microcode-store level. M.L.J.Raymond and D.A.Pucknell p255
Bit-level synchronisation in microprocessor networks. L.Sintonen and P.Uotila p103
DEFASM: a microprogram meta-assembler with semantic capability. M.Mezzalama, P.Prinetto and S.Romani p133
Interactive image-processing software for a microcomputer. F.M.Cady, R.M.Hodgson, D.Pairman, M.A.Rodgers and G.J.Atkinson p165
The new microprocessors. I.H.Witten p197

MULTIVARIABLE CONTROL SYSTEMS

Demand-assigned multiple-access systems using collison-type request channels: stability and delay considerations. S.S.Rappaport and S.Bose p37

NETWORKS

Bit-level synchronisation in microprocessor networks. L.Sintonen and P.Uotila p103
Realisation of multithreshold threshold logic networks using the Rademacher-Walsh transform. P.D.Picton p107

OPTIMAL CONTROL

Speed-optimised microprocessor implementation of a digital filter. B.S.Tan and G.J.Hawkins p85

SIGNAL PROCESSING

Improved design method for Kaiser differentiators and comparison with equiripple method. A.Antoniou and C.Charalambous p190

SIMULATION

Design of high-speed fully serial tree multiplier. P.G.McCrea and W.S.Matheson p13
Distance measures for near-maximum-likelihood detection processes. A.P.Clark p114
Simulator generator system. P.Corcoran p61

SPECTRAL ANALYSIS

High-speed digital filter bank. R.Linggard and I.Boyd p212

SPEECH SYNTHESIS

Buffer analysis for asynchronous data interpolation in analogue speech. H.B.Kekre and M.Khalid p229

STABILITY

Demand-assigned multiple-access systems using collison-type request channels: stability and delay considerations. S.S.Rappaport and S.Bose p37
Master clock repeater for the Cambridge digital communication ring. I.M.Leslie p64

TRANSFORMS

Adaptive equalisation of discrete channels via fast convolution techniques. P.Corsini, G.Picchi and G.Prati p239
Fast polynominal transform and its implementation by computer. I.S.Reed, H.M.Shao and T.K.Truong p50 e175
Fast transform procedure for the generation of near-minimal covers for Boolean functions. Ph.W.Besslich and P.Pichlbauer p250
Realisation of multithreshold threshold logic networks using the Rademacher-Walsh transform. P.D.Picton p107

Book Reviews

Advanced techniques for microprocessor systems: F.K. Hanna p172
Artificial intelligence: a theoretical approach: R.B. Banerji p262
Coded character sets, history and development: C.E. Mackenzie p173
Computer arithmetic: benchmark papers in electrical engineering and computer science, 21: E.E. Swartzlander p172
Computer peripherals: B. Wilkinson, D. Horrocks p84
Computer system reliability: R. Longbottom p174
Digital signal processing: V. Cappelini, A.G. Constantinides p172
Introduction to switching theory and logical design: F.J. Hill, G.R. Peterson p261
Visual display terminals: A manual covering ergonomics, workplace design, health and safety, task organisation: A. Cakir, D.J. Hart, T.F.M. Stewart p83

Conference Reports

11th IEEE international symposium on multiple-valued logic p225
5th symposium on computer arithmetic p225
Euromicro 80 p36
IFIP-80, eighth world computer congress p35
Intermag p258
Tutorial on proposed IEEE Standard p754 on binary floating-point arithmetic p226